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1571 ABSTRAm 
A digitized synchronous demodulator is constructed 
entirely of digital components including timing logic, an 
accumulator, and means to digitally filter the digital 
output signal. Indirectly, it accepts, at its input, periodic 
analog signals which are converted to digital signals by 
traditional analog-todigital conversion techniques. 
Broadly, the input digital signals are summed to one of 
two registers within an accumulator, based on the phase 
of the input signal and mediated by timing logic. At the 
end of a predetermined number of cycles of the inputted 
periodic signals, the contents of the register that accu- 
mulated samples from the negative half cycle is sub- 
tracted from the accumulated samples from the positive 
half cycle. The resulting difference is an accurate mea- 
surement of the narrow band amplitude of the periodic 
input signal during the measurement period. This mea- 
surement will not include error sources encountered in 
prior art synchronous demodulators using analog tech- 
niques such as offsets, charge injection errors, tempera- 
ture drift, switching transients, settling time, analog to 
digital converter missing code and linearity errors. 
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1 2 
positive half-sine loops. The resultant full-wave recti- 
fied signal is passed through a low pass filter, which 
attenuates the ac components of the full wave rectified 
signal and passes the dc component unattenuated. The 
me invention descib& herein was made by an em- 5 bandwidth of the filter, e.g., an R-C circuit, would be 
somewhat less than the frequency of the periodic signal. 
The rectified output from the amplifier and the dc Out- 
put of the LPF have amplitudes which are ProPrtional 
to the amplitude of the original incoming sinusoidal 
10 signal. The process may be thought of as the linear 
multiplication of the input signal by a square wave sig- 
nal of the same frequency, resulting in the production of 
Fourier frequency components at multiples of the signal 
frequency and at zero frequency. The low pass filter 
l5 selectively passes the zero frequency component while BACKGROUND ART 
Historically, band pass filters were used to selectively attenuating all higher frequency components of the 
amplify periodic signals in noise. This technique has the signal. Because the switch is operated in synchronism 
limitation that, if the filter bandwidth is made extremely with the input signal, the signal is detected and a dc 
small to improve noise rejection, the filter will have a output is produced at the output of the LPF. Because 
tendency to “ring”. Such resonant response makes a 2o any random noise at the input exhibits random phase 
narrow band filter umuitable for Some type  of Signal with respect to the periodic operation of the switch, the 
processing situations. If the filter bandwidth is made low pass filter tends to average this random noise corn- 
relatively wide to avoid the ringing problem, then the to zero. ne Same is true for periodic input 
noise rejection performance of the filter is degraded. signals which are not phase coherent with the switching 
DIGITIZED SYNCHRONOUS DEMODULATOR 
ORIGIN O F  THE INVENTION 
of the United States Government, and may be 
manufactured and used by or for the Government for 
government purposes without the payment of any roy- 
alties thereon or therefor. 
TECHNICAL FIELD 
This invention pertains to synchronous demodulators 
or synchronous detectors. 
A second technique for detecting periodic signals in 25 of the switch. 
noise involves the of a phase locked loop (PLL). 
phase difference-to-voltage converter which drives a 
Any dc level superimposed on the periodic input 
square wave component at the clock frequency. The 
The PLL is a closed loop control system consisting of a signal in the production, at the output, of a 
voltage-to-frequency converter which’ in turn’ pro- low pass filter must be carefully designed to suppress, as 
vides a second input to the phase difference-to-voltage 30 much as possible, this square wave component, as well 
nals in noise works well in some applications, it is com- rectification of the input signal so that precise measure- plex and less efficient than other techniques in certain ments can be made of the dc value of the low pass filter other applications. 
A third technique for detecting periodic signals in 35 output. Regardless of the filter design, there will be a 
noise involves the use of a synchronous demodulator periodic component at the output which can limit the 
tion in synchronism with the periodic signal to be de- output signal having residual ac components resulting 
converter‘ While the pLL technique Of detecting sig- as the periodic components resulting from the full wave 
(SD). In the SD technique, a periodic switching func- signal-to-noise ratio* Thus, the prior art sc produces an 
tected, i.e., a clock, is used to provide a switching mod- from two sources; the square wave signa1 produced at 
ulation of the noisy periodic input signal. The resulting 40 the output by any dc component at the input, and the 
modulated signal is c u s t o m ~ y  filtered through a low full wave rectification signal at the output produced by 
pass fiter, leaving the dc component of the modu- the rectification function of the circuit on the periodic 
lation process at the output of the filter. The magnitude signal itself. Because a dc or very SlOwlY varykg ac 
of the dc component is proportional to the amplitude of signal is required for control purposes, an LPF is re- 
the fundamend frequency component of the periodic 45 quired at the SD output. The choice of the filter rise 
signal to detected. me SD process is equivalent to time or bandwidth involves a tradeoff. If the low pass 
the time cross correlation, at zero time delay, of a noisy filter rise time is made very large, the ripple may be 
signal with a square wave having the =me period as attenuated to any degree desired, but the filter would 
that of the fundamental period of the signal. have an unacceptably long rise time. If the filter time 
Numerous SD circuits have been devised for the 50 constant is made very small, it may have an acceptable 
purpose of synchronously detecting periodic signals in rise time, but would not sufficiently attenuate the ripple 
noise. A typical synchronous demodulator circuit con- components- Thus, the Prior art SD Will inherently 
sists of an amplifier, a switch, and a low pass filter. The produce ac components at the output which must be 
gain of the amplifier can be switched alternately, for filtered, but any filter selection involves the above- 
example, from + 1 to - 1, depending on the position of 55 described tradeoff. Therefore, in a practical sense, the 
the switch, which is operated in synchronism with the prior art SD produces a control signal with significant 
input periodic signal to be detected. The positive and errors, or alternatively, a control signal which is limited 
negative gains need not be one, as long as they are in response time. 
equal. In practice the switch customarily takes the form Recently, a synchronous demodulator has been de- 
of a solid state switching circuit, employing either a 60 veloped which includes a differential amplifier with 
JFET or a CMOS pass element. The operation of the two identical channels, one to each input where each 
electronic switch is customarily controlled by a logic channel receives an input signal which is switched in 
input signal. Whatever the details of the switching ele- synchronism with a clock signal. In one embodiment of 
ment, it must provide the switching function described this synchronous demodulator, dc offsets at the input 
above. Usually some adjustment to correct for phase 65 were eliminated from the output. There was a substan- 
errors must be provided. The resultant demodulated tial reduction in ripple due to periodic components in 
signal at the output of the amplifier is a full-wave recti- the input signal. In a somewhat more complex embodi- 
fied version of the input signal, consisting of a series of ment, substantially all ripple due to periodic compo- 
3 
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nents in the input signal were eliminated. While these 
substantive problems have been addressed in this recent 
synchronous demodulator, the channels include averag- 
ing and hold functions which are carried out by RC 
circuitry that exhibit a finite rise time which may re- 
quire an undesirable amount of time to change value, 
and the capacitors may introduce errors due to charge 
injection. 
STATEMENT OF THE INVENTION 
Accordingly, it is an object of this invention to pro- 
vide an improved synchronous demodulator. 
It is another object of this invention to provide an 
improved digitized synchronous demodulator which 
does not produce a periodic signal at its output when a 
dc signal is present at the input. 
It is yet another object of this invention to provide an 
improved digitized synchronous demodulator which 
does not produce a periodic signal at its output when a 
periodic signal is present at the input. 
It is another object of this invention to provide an 
improved digitized synchronous demodulator with in- 
creased demodulation speed. 
It is yet another object of this invention to provide an 
improved digitized synchronous demodulator without 
charge injection errors. 
It is still another object of this invention to provide an 
improved digitized synchronous demodulator without 
differential amplifier gain variation or offset. 
It is still another object of this invention to provide an 
improved digitized synchronous demodulator without 
temperature caused drift. 
It is still another object of this invention to provide an 
improved digitized synchronous demodulator without 
switching transient errors. 
It is still another object of this invention to provide an 
improved digitized synchronous demodulator without 
missing code or analog to digital converter linearity 
errors. 
Briefly, these and other objects are achieved by pro- 
viding a synchronous demodulator structured com- 
pletely with digital components, including a counter, an 
accumulator and timing logic which performs the func- 
tions of directing the appropriate portion of a digitized 
incoming periodic signal to the accumulator. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a block diagram representation of the syn- 
FIG. 2 is a block diagram representation of the accu- 
chronous demodulator of the instant invention. 
anism (not shown) the timing of the samples that will be 
taken to digitally quantify the incoming signal. The 
clock, after a suitable count-down, is also used to step a 
ROM (not shown), which, in turn, provides a digital 
5 representation of a sinusoid to the input of a digital-to- 
analog converter (DAC, not shown). The ROM is pre- 
programmed with calculated values of SIN (X), which, 
after proper signal processing (not shown), forms the 
sensor excitation signal, the carrier. 
The POSNEG signal is developed logically from the 
same count down mechanism that provides addresses to 
the ROM and accurately reflects the phase of the out- 
put. POSNEG is positive if the phase of the carrier is 
between 0 and 180 degrees, and is zero if phase is be- 
l5 tween 180 and 360 degrees. The POSNEG signal is 
processed by the timing logic to provide inputs to the 
accumulator 12. 
The sampling pulse input to timing logic 14 is derived 
from the system clock signal by a counter (not shown). 
2o It is a pulse coincident with the acquisition of a sample 
from the ADC which occurs at a preprogrammed rate 
of, for example, 5 12 times for each cycle of the periodic 
input signal. 
The clear pulse is shown as one input which clears all 
25 registers and counters to their initialized state coinci- 
dent or prior to the arrival of the first sample in the 
positive half cycle of the carrier signal. It is derived 
from a counter (not shown) and a user input (also not 
The cycle counter 18 is a counter which is pro- 
grammed to produce a pulse when the desired number 
of cycles of the carrier signal have elapsed since the last 
clear. 
The timing logic is employed to process the clock 
signal input, the sampling pulse input, POSNEG signal, 
and the output of the cycle counter 18 to provide two 
output signals: an accumulator enable pulse and a steer- 
ing pulse. 
The time from the end of the clear pulse through the 
end of the cycle counter preprogrammed count defines 
a measurement cycle. This will typically be an integral 
number of cycles of the carrier, in this embodiment, 16 
cycles. 
The timing logic will generate signals required to 
accumulate samples from the ADC to a positive half 
cycle register 22 when POSNEG is positive and to the 
negative half cycle register when POSNEG is zero. 
The timing logic outputs four signals. Clear is simply 
10 
3o shown). 
35 
40 
45 
50 passed through timing logic to the accumulator. Steer- 
ing Pulse is derived from POSNEG. The wxmulator 
+ pulse is derived from the clock, the sample pulse, and mulator employed in the synchronous demodulator of the instant invention. 
clear and causes latching of data in the positive half 
cycle register of the accumulator. Similarly, accumulate 
55 - causes latching of data in the negative half cycle 
DETAILED DESCRIPTION OF THE 
INVENTION 
Referring to FIG. 1, a block diagram is shown which 
depicts the digitized synchronous detector (SD), 10, of 
register. These last two signals occur on every cycle 
during their corresponding half cycle. . ,. . 
the instant invention. Shown are a plurality of inputs to 
the SD. The periodic input signal, the carrier, con- 
verted by an analog-to-digital converter (ADC, not 
shown), is shown as driving the signal input of an accu- 
mulator, 12. Additionally, there are four other inputs to 
the SD: POSNEG, CLOCK, SAMPLING PULSE, 
and CLEAR. 
The clock signal, CLOCK, is shown driving timing 
logic 14. The clock signal is derived from a crystal-con- 
trolled logic oscillator (not shown), running at about 1 
MHz. The clock controls, through a count down mech- 
The timing logicmay include suitable registers, gates, 
and counters to provide a programmable delay for the 
60 steering pulse. This delay would be necessary, for exam- 
ple, to compensate for delay (phase shift) of the ADC 
data due to phase shift caused by distributed capacity in 
the analog signal line which feeds the input to the ADC. 
One possible design of accumulator 12, shown in 
65 FIG. 1, is shown in FIG. 2. The overall function of the 
accumulator is to sum all samples from the ADC during 
the measurement cycle in each of two registers accord- 
ing to the phase of the carrier. 
4,973,914 
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The incoming data from the ADC is extended to the odic input. This same dichotomy is inherent in the per- 
necessary digital width, in this embodiment, 24 bits, and formance of an analog system. 
is applied to one side of a standard arithmetic logic unit There may be circumstances where a somewhat more 
(ALU) 20 of the appropriate width and that is set up for complicated system may be desirable. The logic system 
addition. The previous sample sum of the appropriate 5 may be modified by having the decoder produce en- 
half cycle register is applied to the other side of the abling Pulses that represent the quadrature elements of 
ALU 20 by way of digital multiplexor 27, the periodic input signal. These elements would give 
which is selected by the steering pulse. rn this way, the information as to the phase relationship of the input 
mu~tip~exor acts as an SPDT switch controlled by the signal with a reference source. In such an instance, one 
10 would have two sets of accumulators, one set for the in POSNEG signal, or the phase of the carrier. 
phase component of the periodic signal and the other set During the positive half cycle, accumulate + signal 
nent of the periodic signal. sample to be loaded in parallel into the positive half demodulator can be used in an instrument or 
- pulse 15 control system that must detect and quantify very pre- 
will cause the data to be accumulated to the negative cisely, a periodic imbedded in noise, and produce 
outputs that may be used for monitoring or control, e.g. half cycle register 24. 
The result ofameasurement is the difference between precision temperature control systems. Very rigorous 
the accumulated samples in the positive half cycle regis- specifications can be met with this system, where prior 
ter and the negative half cycle register. It is important 20 art systems would not suffice because of abovede- 
that the number of samples accumulated to each register scribed Sources of error. 
is precisely the same. At the end of the measurement I claim: 
cycle, this result is available at the Output of a second 1. A synchronous demodulator including: digital 
arithmetic logic unit 26 that is configured for subtrac- means to apply an incoming periodic signal to each of 
tion and is connected to the outputs of the two half 25 two channels, each of said channels including further 
cycle registers. means to compute and retain a signal which represents 
The logical implementation of the invention, as the average value of said incoming signal over a prede- 
shown in FIG. 1, is one way to accomplish a digitized termined period of time; and, digital means to compute 
synchronous demodulator. The broader aspect of the the difference between the said retained signals. 
invention relata to the digital accumulation of data, 30 2. The synchronous demodulator Of claim 1 wherein 
however done, to produce an accumulated average of Said digital means to apply an incoming periodic signal 
the rectified periodic input signal over a predetermined to each Of 
of cycles of that input signal to produce certain 3. The synchronous demodulator of claim 2 wherein 
functions. ne advantages of this digital said accumulator includes a means to clear said accumu- 
averaging approach Over a analog approach are 35 lator at the end of a predetermined number of cycles of 
that there are no input offset errors or gain variations said 
due to the use of analog differential amplifiers, because wherein 
this system does not include an analog differential am- said accumulator includes a means to start accumulat- 
plifier. Furthermore, the accumulation of large numbers ing. 
5. The synchronous demodulator of claim 2 wherein 
Of reduces the error contribution from the said accumulator includes two registers, one register of ADC. Moreover, digital averaging provides an estimate each of said two channels. of the average of the rectified average of the input sig- wherein 
then causa the sum of the previous data plus the new process the quadrature, Or pb 90 
re@ter 22. the 
an accumulator. 
periodic signal* 
4' The synchronous demodulator Of 
40 
6. The synchronous demodulator of claim 
at the end Of a predetermined number said demodulator includes means for directing digitized 
RC 45 portions of said incoming periodic signal to each of said Of Of the periodic input In an 
averaging system, times of the order of several time two registers in a periodic fashion. 
'Onstants be to produce an Output Of 7. The synchronous demodulator of claim 6 wherein 
comparable precision, i.e., the digital system is inher- said means for directing includes a multiplexor which, 
ently faster than a comparable analog system. In addi- in turn, is controlled by a phase derived signal. 
tion, analog systems which employ capacitors for aver- 50 8. The synchronous demodulator of claim 1 wherein 
aging and holding accumulated Signal levels may exPe- said means to compute the difference between said re- 
nence errors due to charge injection. This kind of digi- tained signals includes m arithmetic logic unit. 
tal system inherently provides low Pass filtering, the 9. The synchronous demodulator of claim 5 wherein 
corner frequency being determined by the number of said demodulator includes an arithmetic logic unit 
periodic input cycles accumulated after clearing the 55 which is inputted with data from each of two said regis- 
accumulator. The larger the number accumulated, the ters and thereafter subtracts the count in one of said 
less error is inherent in the average, but the longer the registers from the count in the other of said registers. 
response time to a real error signal present in the peri- * * * * *  
60 
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